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[571 ABSTRACT 
Front surface contact floating emitter solar cell “tran- 
sistors’’ having a semiconductor body (n-type) and 
floating emitter sections (p-type) diffused or implanted 
in the front surface are provided with sections diffused 
or implanted in the front surface between the floating 
emitter sections, but isolated from the floating emitter 
sections, for use either as a base contact to the n-type 
semiconductor body, in which case the section is doped 
n+, or as a collector for the adjacent emitter sections, in 
which case the section is doped p+. In the first case, the 
structure is provided with p+ semiconductor material 
on the back to serve as a collector, and in the second 
case with n+ semiconductor material on the back to 
serve as a base contact. In either case, the semiconduc- 
tor material on the back may be a starting substrate of 
suitably doped semiconductor material. In the case of 
the substrate being the collector, a groove is etched to 
isolate the collector junctions from saw damage on the 
edge. Using ion implantation techniques, floating emit- 
ter solar cell “transistor” structures may be fabricated in 
an implanted well (n-type for p-n-p transistors) to obvi- 
ate the need for a groove. 
9 Claims, 10 Drawing Figures 
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FLOATING EMITTER SOLAR CELL 
ORIGIN OF INVENTION 
The invention described herein was made in the per- 
formance of work under a NASA contract, and is sub- 
ject to the provisions of Public Law 96-517 (35 USC 
202) in which the Contractor has elected not to retain 
title. 
BACKGROUND OF THE INVENTION 
This invention relates generally to junction solar cell 
structures, and more particularly to a floating emitter 
solar cell. 
There is continuing need to improve the conversion 
efficiency of solar cells. Since about 1956, silicon solar 
cell conversion efficiency has been improved from 
about 5% to more than 16%. Improvements both in 
materials and in processing technologies, resulting in 
shallower junctions and lower series resistance, has 
been largely responsible for this improvement. How- 
ever, a compromise between shallower junctions and 
lower series resistance of the front diffused region soon 
reached its limits. Similarly, a compromise between 
more absorption with thicker cells and more collection 
at the front junction, which need longer minority car- 
rier diffusion length, has reached its limit. 
The quest for higher efficiency has led to multijunc- 
tion solar cells, such as tandem (stacked) junction solar 
cells. Because of improvements in techniques of epitax- 
ial silicon growth, with finer control of doping possible, 
a multilayered structure of two or more p/n junctions 
can be produced with n+/p + tunnel junctions between 
them acting as low resistance connections. The stack is 
characterized by a high open circuit voltage that is the 
sum of the open circuit voltages of the individual cells. 
The problem is that a large interface recombination 
velocity (105 cm/sec) at the tunnel junction of a multi- 
junction silicon solar cell degrades its performance 
below that of a conventional monojunction silicon solar 
cell. Consequently, such tandem solar cells affect effi- 
ciency of the cells. Improvement is necessary if efficien- 
cies of over 20% (AMI) are to be achieved with high 
open circuit voltages. 
More recent developments have led to floating emit- 
ter solar cells. See US. Pat. No. 4,133,698 to Shang-Yi 
Chiang and Bernard G. Carbajal, and a later paper by 
Matzen, Chiang, and Carbajal titled “A Device Model 
for the Tandem Junction Solar Cell” published in IEEE 
Transactions on Electron Devices, Vol. ED-26(9) pp. 
1365-1368, September 1979; and U.S. Pat. No. 
4,341,918 to John C. Evans, An-Ti Chai and Chandra P. 
Goradia, and a later paper titled “High-Voltage Solar- 
Cell Chip” by V. J. Kapoor, G. J. Valco, G. G. Skebe 
and J. C. Evans, Jr. published in the Journal of Applied 
Physics, Vol. 57(4), pp 1343-1346, Feb. 15, 1985. An 
advantage of a solar cell structure having a floating 
emitter is that the efficiency of the cell is less sensitive to 
surface and bulk recombination losses in the front junc- 
tion emitter layer. 
The inventors herein, have conducted minority car- 
rier recombination rate studies and explored the barriers 
to achieving high efficiency solar cells. They studied a 
simple vertical floating emitter structure for a solar cell 
to attain very high efficiency above 20% (AM1). This 
structure was disclosed in the Progress Report 23 (Sep- 
tember 1983 to March 1984) of the Flat-Plate Solar 
Array Project (J.P.L. Publication 84-47), that was pre- 
L 
pared for the U.S. Department of Energy through an 
Agreement with National Aeronautics and Space Ad- 
ministration by the Jet Propulsion Laboratory, Califor- 
nia Institute of Technology. It will be described herein- 
5 after with reference to FIGS. I n  and l b  in conjunction 
with an equivalent circuit diagram shown in FIG. 2. A 
two-junction solar cell using the transistor action simi- 
lar to that disclosed by Evans, et al., in U.S. Pat. No. 
4,341,918 will be described. 
The earlier U.S. Pat. No. 4,133,698 discloses a two- 
junction solar cell using transistor action. Although that 
patent does not seem to recognize the importance of the 
transistor action, the later paper by Matzen, Chiang, 
and Carbajal referred to above does recognize it, and 
l5 gives the correct theory of operation using a simple 
equivalent circuit. 
All of the prior art structures are back surface contact 
solar cell “transistors” having both base and collector 
contacts on the back. An object of this invention is to 
2o provide a high efficiency floating emitter solar cell 
‘‘transistor” of a configuration which uses a front sur- 
face contact for one of the two contacts required for the 
base and collector. 
Still another object is to provide floating emitter solar 
25 cell “transistors” of such a configuration that they may 
be easily fabricated with standard VLSI techniques. 
Yet another object is to provide floating emitter solar 
cell “transistors” that may be fabricated with a thick 
3o substrate layer so that mechanical breakage problems 
for large (4 to 6 inch diameter) cells are avoided. 
10 
SUMMARY OF THE INVENTION 
In accordance with the present invention, a front 
35 surface contact floating emitter solar cell “transistor” is 
provided in a semiconductor body (n-type), in which 
floating emitter sections (p-type) are diffused or im- 
planted in the front surface. Between the emitter sec- 
tions, a further section is diffused or implanted in the 
40 front surface, but isolated from the floating emitter 
sections, for use either as a base contact to the n-type 
semiconductor body, in which case the section is doped 
n+, or as a collector for the adjacent emitter sections, in 
which case the section is doped p+. In the first case, the 
45 structure is diffused or implanted p+ on the back in a 
section that serves as a collector, and in the second case 
the structure is diffused or implanted n+ all across the 
back to serve as a base contact. In either case, n+ or p+ 
semiconductor material on the back may be provided as 
50 a starting substrate, in which case the base layer is n- 
type epitaxially grown on the substrate, and the collec- 
tor base contact section is diffused in the epitaxy layer 
as are the emitter sections. In the case of the substrate 
p+ being for use as the collector, a groove is etched to 
55 isolate the collector p/n junction from saw damage on 
the edge. Otherwise there is no saw damage across any 
active junction where a cut is made. The substrate pro- 
vides greater strength to minimize breakage in handling. 
In alternative structures for a vertical floating emitter 
60 solar cell “transistor” employing ion implanation in- 
stead of diffusion, a well is fnst implanted in the front to 
a depth sufficient to form a collector junction with a 
substrate, and then emitter and base sections are im- 
planted. In one case, the starting material is p-type and 
65 a deep p+ layer is implanated leaving a p-type substrate. 
Then an n-type well is implanted to a depth sufficient to 
provide an n/p+ junction. In another case, the starting 
material is p+ and a p- or intrinsic epitaxy layer is 
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grown. Than an n-type well is implanted to a depth 
sufficient to provide an n/p+ junction. In this case, 
implantation may be followed by diffusion to increase 
the depth of the well. In both cases, the structure is 
completed in the same way by implanting shallow emit- 
ter and base sections. A major advantage is that no 
wafer edge groove is necessary since the floating emit- 
ter solar cell transistors are isolated from saw damage, 
so long as a cut is not made through the well. 
The novel features that are considered characteristic 
of this invention are set forth with particularity in the 
appended claims. The invention will best be understood 
from the following description when read in connection 
with the accompanying drawings. 
BRIEF DESCRIPTION O F  THE DRAWINGS 
FIG. l a  shows schematically a cross section of a 
simple structure for a vertical floating emitter solar cell 
“transistor”, and FIG. 16 illustrates the flow path of 
photogenerated minority carriers (holes) near the n/n + 
base contact of one junction cell region of the solar cell 
of FIG. la. 
FIG. 2 is a diagram of an equivalent circuit of the 
floating emitter solar cell “transistor” of FIG. la. 
FIG. 3 shows schematically a cross section of a vari- 
ant of the back surface contact vertical floating emitter 
solar cell “transistor” of FIG. la. 
FIG. 4a shows schematically a cross section of a new 
and improved front surface contact, vertical floating 
emitter, solar cell “transistor”, and FIG. 4b shows sche- 
matically a cross section of a variant of the solar cell of 
FIG. 4a. 
FIG. 5 illustrates a variant of the solar cell “transis- 
tor” of FIG. $a. 
FIG. 6 shows schematicaIIy a cross section of a vari- 
ant of the solar cell of FIG. 4b. 
FIG. 7 shows schematically a cross section of a verti- 
cal floating emitter solar cell 66transistor” fabricated 
with ion implantation techniques. 
FIG. 8 shows schematically a cross section of a verti- 
cal floating emitter solar cell “transistor” fabricated by 
epitaxial growth of a layer on a substrate, ion implanta- 
tion, and then diffusion of a well through the epitaxy 
layer followed by ion implantation of base and emitter 
sections. 
DETAILED DESCRIPTION OF PREFERRED 
EMBODIMENTS 
Referring to the drawings, FIG. l a  illustrates a cross- 
sectional view of a floating emitter solar cell “transis- 
tor” (SCT) 10 in the back surface contact (BSC) uerti- 
cal floating emitter (VFE) configuration. It includes on 
a front surface 12 an illuminatable antireflection coating 
I4 over a layer 16 of 3 0 2 ,  and further includes an emit- 
ter layer 18 doped p+? a base layer 20 doped n, a collec- 
tor layer 22 doped p+9 a finger-shaped base contact 
section 24 (hereinafter “finger”) doped n q  which pro- 
duces a low/high (n/n+) finger shaped junction 26 
between the base contact section 24 and the collector 22 
and base 20. An Si02 layer 28, a back surface contact 30 
to the finger 24, and a collector contact 32 complete the 
floating emitter solar cell “transistor”, 
The p+ emitter layer 18 inherently includes lateral 
resistance (RE) 34 and an emitter junction diode (DE) 
36. The base layer 20 inherently includes lateral resis- 
tance (RE) 38 and the collection layer 22 includes a 
collector perimeter diode (Dcp) 40. It is assumed that 
the solar cell “transistor” 10 includes not only a perfect 
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multiple dielectric antireflective coating 14 on the front 
surface 12, but also a perfect reflecting surface at the 
interface of the collector layer 22 and Si02 layer 28. 
This causes radiation at the front surface 12 to pass 
through the active p/n junctions twice. 
The structure of the BSC-VFE-SCT shown in FIG. 
l a  is not optimum because the collector perimeter 
(p+/n+) diode 40 is very troublesome. The edge of that 
diode near the interface between the base layer 22 and 
the Si02 layer 28 would be tunneling since the dopant 
concentration of the diffused or implanted collector 
(p+) layer 22 and finger (n+) section 24 would be very 
high. 
The operation and losses of the BSC-VFE-SCT BO 
are best delineated using the equivalent circuit diagram 
of FIG. 2. This is helpful in analyzing two-dimensional 
structural effects and obtaining the transistor-diode 
equations which can be used to optimize the device 
geometry and material-dopant density variations. 
The circuit diagram of FIG. 2 includes a p-n-p junc- 
tion transistor Qlo  for the P+/n/p+ junctions, the emit- 
ter lateral resistance (RE) 34, the emitter junction diode 
(DE) 36, the base lateral resistance (RE) 38, the collector 
perimeter diode (Dcp) 40 and further includes an emit- 
ter photocurrent source (ILE) 42 and a base photocur- 
rent source (%LE) 44, the sum of which provides the total 
photocurrent (IL) at the junction between the emitter 3.8 
and base 20, a collector photocurrent source (ILc) 46 at 
the junction of the base 20 and collector 22, and a col- 
lector diode photocurrent source ( Z ~ c p )  48 across the 
collector perimeter diode (Dcp) 40. 
The two sources 42 and 44 differ in that the emitter 
source (ILE) 42 extends across the large front emitter 
layer 18 of the solar cell transistor 10, while the base 
source (%LE) 44 extends only across the small area of the 
base contact diode (DE) 36 through the finger 24, as 
indicated by dashed lines from the area of the finger 
section 24 to the emitter layer. Since the low/high 
(n/n+) junction 26 is a reflecting boundary for the 
photogenerated holes 52 from the front emitter/base 
junction, as shown in FIG. lb, and the base/collector 
junction adjacent to the junction 26 is an infinite sink for 
the injected holes, most of the photogenerated holes 52 
from the diode 36 of the junction between the emitter 18 
and base 20 will Wow laterally to the (n/p+) junction 
between the base 20 and collector 22, as shown in FIG. 
lb.  This enhances the forward alpha or forward com- 
mon base current gain aFof the p+/n/p+ floating emit- 
ter solar cell transistor 10. 
The lateral motion of the holes 52 is not affected 
much by hole repulsion as has been thought. Instead, 
the lateral motion of the holes 52 can be easily estimated 
by the simple geometrical construction using the minor- 
ity carrier (hole) base diffusion length concept proposed 
and demonstrated by C. T. Sah, K. A. Yamakawa, and 
R. Lutwack, “Reduction of solar cell efficiency by edge 
defects across the back-surface-field junction:-a devel- 
oped perimeter model,” Solid-state Electronics, Vol. 25, 
851-858, Sept 1, 1982, and C. T. Sah, IC. A. Yamakawa, 
and R. Lutwack, ““Reduction of solar cell efficiency by 
bulk defects across the back-surface-field junction,” 
Journal of Applied Physics, Vol. 53(4), 3278-3290, Apr. 
1, 1982. 
The resistance (RE) 34 is the lateral resistance which 
connects the two front junction cells, namely the 
p+n/p+ main cell and the p+/n/n+ basecontact cell. 
Due to the small base photocurrent ILB flowing in the 
p+/n/n+ base-contact cell from the small area between 
4,665,277 
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the dashed lines and its n/n+ minority carrier reflecting sheet resistance of the emitter layer 18 of fifty ohms per 
contact, the lateral current ILB is negligibly small com- square provides an average hole or emitter dopant den- 
pared with the main current ILE of 32 mA/cm2 to 38 sity of approximately 2.01519 cm-3 ( 2 . 0 ~  1019 ho- 
mA/cm2. This illustrates the small degradation ex- les/cm3) which is just below the heavy doping range, A 
Petted from the sheet resistance ofthe emitter layer 18 5 more careful and complete analysis can further reduce 
controlled by the level of doping, thus permitting the the dopant concentration of the emitter layer 18. 
emitter to be designed for low dopant density. This The collector photocurrent Source (IL,-) 46 is the 
design permits the heavy doping effects Of both emitter photocurrent generator across the rear n/p+ junction 
bulk and emitter/oxide interface recombination losses 
to be avoided while still maintaining a high forward 10 
alpha to give nearly maximum short-circuit current and 
a substantial increase in the open-circuit voltage. 
The lateral resistance (RE) 38 is the lateral base resis- 
tance of the solar cell “transistor” 10. It is  the series 
resistance of the cell. Since the series resistance of the 15 
between the base 20 and collector 22. The collector 
46 drives the load directly and hence is an added 
contribution to the short circuit current of solar cell 
transistor 10. The collector photocurrent source 46 is 
many times larger than the additional photocurrent 
contribution (emitter photocurrent source 42 and base 
cell must be made low to minimize the series resistance 
loss, resistance 38 is the most critical parameter in the 
photocurrent Source at the front P+ln junction 
between the emitter l8 and base 2o junction from the 
floating emitter solar cell 10. H ~ ~ ~ ~ ~ ~ ,  
the resistance 38 be made too low or else the 
base dopant concentration will not be sufficiently low 2o tween the base 2o and 
to maintain a near unity forward and reverse alpha, or a 
greater than about 100 forward and reverse beta (com- 
mon emitter and common collector gains). Thus, a sig- 
nificant engineering compromise must be made in the 
design of the lateral resistance to obtain the optimum or 25 
maximum efficiency due to these to opposing effects. 
If a transmission line analysis of the voltage drop 
along the base lateral resistance (RB) 38 is performed, 
the voltage drop across a given length of line, Z, is 
given by 
reflected light if a perfect light-reflecting back exists. 
This is true because the light at the rear junction be- 
22 is not further attenu- 
ated as compared with the light reflected back to the 
front Junction between the emitter 18 and base 20, 
which must travel back through the entire thickness of 
the main cell. 
The collector photocurrent source 46 across the rear 
n/p+ junction of the base 20 and collector 22 provides 
a significant increase (as much as 20%) of the total 
short-circuit current or 6 mA/cm2 for a fifty micron 
thick main cell. The collector perimeter diode 40 lo- 
3o cated at the p+/n+ junction of the collector 22 and the 
finger 24 is a nuisance giving rise to large dark current 
(l) near the back surface where the dopant concentrations 
of the p+ collector layer 22 and the n+ finger 24 are 
layer 20, JL is the collector current density which is almost ohmiclike leakage at a short circuit cur- 
nearly equal to the total lateral current IL flowing in the 35 rent of 30 mA/cm2 or at open-circuit voltage levels of 
base layer 20 divided by the total area of the main cell 700 mV. Although the area of the collector 
(area outside the dotted lines) and Z is the separation diode 40 which shunts the rear n/p+ junction 
and Z. For a one centimeter spacing of the base contact 4o pared with the rear n/p+ junction of the base 20 and 
V(?) - Y(0) =RAJLz2/2) 
where Rs is the sheet resistance per square of the base very high. Large dark currents cause tunneling and an 
between the base contacts (fingers) located at z=o between the base 20 and collector 22 is very small corn- 
fingers 24, the base resistance 38 must be less than 
about 1’25 Ohms per ’quare to provide a mv drop Or 
less’ Thus, ’pacing Of the base contact fingers must be 
collector 22, the high tunneling current density can still 
make the collector perimeter diode 40 detrimental to 
the very high performance ofa floating emit- made smaller, on the order of 100 microns to allow for 
a 125 ohm per square sheet resistance of the base layer 
of-the-art vLsI technology for providing an n+ finger 
width of one or two microns and a spacing of one-hun- 
dred to two-hundred microns between fingers. 
tance (RE) 38 also provides an upper bound for the 50 reduced. 
limited by the necessity of having a nearunity forward the elimination of the p+/n+ collector perimeter diode 
alpha while still having a very thin emitter layer 18 for 40 and the accompanying problems described above* 
absorbing most of the ultraviolet let photons. F~~ a 100 FIG. 3 illustrates a structure similar to that disclosed in 
ohm per square sheet resistance of the base layer 20 and 55 FIG. l a  except that -FIG. 3 utilizes a diffusion mask 
a fifty micron thick base layer 20, the sheet resistance of which Prevents the p+ and the n+ dopants from diffus- 
a 0.25 micron thick emitter layer 18 would be approxi- ing into spaces 60 around a section 2 4  doped n+ for 
mately fifty ohms per square if we assume the mobility making a connection of a base contact 30’. All other 
of the plurality of photogenerated holes 52 in the higher elements of the configuration Of FIG. 3 are identified by 
doped p-type emitter layer 18 to be four times less than 60 the same reference numerals as in FIG. l a  for conve- 
the plurality of electrons 50 in the lower doped n-type nience in comparison. This eliminates the p+/n+ junc- 
base layer 20. The low sheet resistance of the emitter tion where a collector perimeter diode would otherwise 
layer 18 is necessary to assure a high forward alpha form. Thus, the spaces 60 separating the p+ and n+ 
(common base current gain) of 0.99 to 0.995 or to assure materials remain n-type material and so the collector 
a high forward beta (common emitter current gain) of 65 perimeter diode is never formed. The relative sizes of 
100 to 200 in order to take advantage of the large in- the n +  doped section 2 4  and undoped spaces 60 shown 
crease in the open-circuit voltage that can be derived in FIG. 3 are 2 microns, and 1 micron, with p+ doped 
from the structure of the solar cell “transistor” 10. The sections for the collector about 200 microns. This alter- 
ter solar cell ‘6transistor,, Therefore, to eliminate the 
current to an insignificant value compared with a short- 
circuit current of 30 mA/crnz, the surface concentra- 
tions of the back p+ collector layer 22 and the diffused 
20. This requirement is easily attainable with the state- 45 collector perimeter diode Or to reduce the leakage 
The above consideration for the base lateral re&- 
sheet resistance of the floating emitter layer 18 which is 
Or ion-implanted n+ base contact finger 26 be 
There are alternative configurations which permit 
7 
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native configuration is easily achieved with standard 
VLSI techniques of masked doping. 
FIG. 40 illustrates an embodiment of the floating 
emitter solar cell “transistor” which, in accordance 
with the present invention, incorporates the advantages 
of the prior art, and facilitates fabrication by providing 
a front contact 30” for the base. A section 24” doped 
n +  is provided by diffusion through the front surface 
with spaces 60” to separate the base contact from the 
floating emitter layer 18”. The collector layer 22” is 
then diffused as a continuous layer, except it stops be- 
fore the edge where a saw cut is to be made, with 
contact 32‘  through Si02 film 28“. 
Each element present in FIG. 4u that is common to a 
corresponding element of FIG. 3 is identified by the 
same numeral double primed. The structure is a front 
surface contact (FSC) vertical floating emitter (VFE) 
solar cell “transistor” (SCT), as opposed to a back sur- 
face contact (BSC) solar cell “transistor” disclosed in 
FIGS. 1 and 3. In employing the front surface contact 
structure, a certain percentage of the area of the illumi- 
nated front surface is shielded from radiation by the 
metal front surface contacts 30”. However, since the 
shadow loss caused by the metal front surface contacts 
is at most approximately 5% of the total area of the 
illuminated surface. This loss is not serious. 
The configuration of FIG. $a has an advantage in 
fabricating the front surface contact 30“ in that there is 
then more space for back surface 41 contacts, and in fact 
the base surface contact may then be a continuous sheet. 
However, there is still a requirement of oxide masking 
so that the back p+ diffusion at the collector layer 22’  
is removed from the mechanical sawed edges of the 
solar cell “transistor” to avoid saw damage which 
would short-circuit the rear n/p+ junction between the 
base 20“ and collector 22“. In addition, the front surface 
contact geometry shows that the forward alpha would 
be closer to unity than the reverse alpha since the front 
p+/n junction area betweem the emitter 18“ and base 
20“ is somewhat smaller than the rear n/+ junction 
between the base 20” and emitter collector 22”. 
One distinct advantage offered by the front surface 
contact geometry is disclosed in FIG. 5 which illus- 
trates an alternative embodiment of the front surface 
contact floating emitter solar cell transistor of FIG. 4u 
incorporating an epitaxial vertical dsign. The reference 
numeral for each element of the solar cell “transistor” 
common to an element of the solar cell “transistor” of 
FIG. 4a is the same, and others are identified by the next 
odd number in sequence. The advantage is the possibil- 
ity of using an epitaxial base layer 50 grown on a thick 
@+) collector substrate 52 so that the mechanical 
breakage problem for a four-to-six inch diameter solar 
cell “transistor” is avoided. This construction automati- 
cally limits the solar cell “transistor” to front surface 
contact geometry since it would be impossible to pene- 
trate the thick (p+) collector substrate 52 to make 
contact with the thin epitaxial base layer 50 from the 
back surface. It is evident that a deep wafer edge 
groove 54 is necessary to isolate the rear n/p+ junction 
between the epitaxial base 50 and collector substrate 55 
from the saw damage at the perimeter of the wafer on 
the right. 
The thickness of the epitaxial base layer 50 does not 
have to be very large since a maximum efficiency can be 
obtained at about fifty micron thickness. Additional 
open-circuit voltage and efficiency gain is obtained by 
extending the back surface field into the fifty micron 
thick epitaxial base layer 50. The short-circuit current 
peaks at a penetration of about twenty microns leaving 
an epitaxial base layer 50 of thirty microns where the 
dopant concentration is a constant at 1.0X1017 per 
5 cubic centimeter. However, penetrations as deep as 48 
microns in the 50 micron film epitaxial layer 50 will still 
give a high efficiency approaching 20%. 
The epitaxial front surface contact (FSC), vertical 
floating emitter (VFE) solar cell 66transistor” (SCT) of 
10 FIG. 5 encompasses all the advantages of the configura- 
tion of FIG. $a and does not require too many process- 
ing steps. In addition, all of the processing steps are well 
known and within the state-of-the-art of the current 
silicon VLSI technology. Using a relatively thin epitax- 
15 ial base layer 50, such that the forward and reverse 
alphas are near unity, and minimizing a11 possible re- 
combination losses, a high open-circuit voltage, a low 
short-circuit current loss and a high efficiency exceed- 
ing 20% can be achieved. Preliminary calculations 
20 based upon conservative values of lifetimes and surface 
recombination velocities have also indicated substantial 
open-circuit voltage gain as well as short-circuit current 
gain due to the presence of the rear n/p+junction be- 
tween the epitaxial layer 50 and the substrate 52. Design 
25 equations have also been derived to estimate the varia- 
tion of the open-circuit voltage across the area of the 
solar cell transistor due to the anticipated spread of the 
current gain beta. Even for a beta variation of two- 
to-one, the open circuit variation is only about 
(k T/q)Aoge2=0.7(k T/q) (2) 
or 20 mv, which is tolerable. 
Lateral floating emitter solar cell “transistor” struc- 
tures are illustrated in FIGS. 4b, and 6. For conve- 
35 nience, the corresponding elements of FIG. 4a and 
FIG. 5 are identified by the same reference numerals in 
FIG. 4b and FIG. 6, except where changes have oc- 
curred, in which case a new number is assigned next in 
sequence to the number shown in FIG. 4a. 
Referring first to FIG. 4b, the solar cell “transistor” is 
similar to the vertical floating emitter transistor of FIG. 
b, except that a section 25 is diffused p+ for a collector 
contact 33 and a layer 23 is diffused in n+ for base 
contact 31, such that the emitter to collector channel is 
45 horizontal to the front surface rather than perpendicu- 
lar. This FSC-LFE-SCT geometry has all ~f the fabrj- 
cation and mechanical advantages of the FSC-VFE- 
SCT geometry of FIG. 4a. The lateral floating emitter 
(LFE) structure of FIG. 46 has all of the advantages of 
50 the vertical floating emitter (VFE) structure of FIG. 4a. 
The obvious disadvantage of the lateral LFE geometry is 
the assymetry of the transistor which would make the 
forward alpha close to unity, but the reverse alpha very 
small, unless there is negligible recombination in the base 
55 and at the interfaces and if the spacing of the p+ sections is 
small compared with the minority carrier diffusion 
length in the n-type base. The smallness of the reverse 
alpha would produce no increase of the Open-circuit 
voltage, is., it will be equal to voltage across the front 
60 p+/n collectorhase junction which results in a high 
current density, equal to 100-sun if the area ratio of the 
large floating emitter @+) junction to the small collector 
contact @+)junction is 100, since it can be assumed that 
there is little current loss across the back surface field 
Referring next to FIG. 6, the front surface contact 
(FSC) lateral floating emitter solar cell “transistor” 
(SCT) is similar to the vertical floating emitter transis- 
30 
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tor of FIG. 4b, except that its base layer 51 is epitaxially 
grown n-type on a substrate 53 @+-type). For conve- 
nient reference, the same numerals are carried over 
from FIG. 4b. Emitter sections 18” and collector 
contact sections 25 are provided for each sollar cell 
“transistor” as for the geometry of FIG. 4b. Note that a 
continuous metal sheet 55 is deposited on the back as a 
base contact. With this geometry, and n+ substrate 53 
may be thick so that mechanical breakage problems are 
avoided for large 4 to 6 inch diameter structures, as in 
the case of FIG. 5. The disadvantage of this lateral 
floating emitter solar cell “transistor” geometry is the 
same as for the geometry of FIG. 5. This advantage is 
that they are easier to fabricate since they require only 
one diffusion on the front surface and no masking on the 
back surface. Assuming the cell area is large so that the 
perimeter damage across the back surface field (n/n+) 
junction will not influence the open circuit voltage, the 
LFE structure of FIG. 6 has the advantage over the 
FIG. 5 but produced in a p-type substrate 70 with a 
deep p+ layer 71 produced by ion implantation instead 
of epitaxy. The starting silicon thickness T may be made 
sufficiently thick to accommodate the solar cell transis- 
tor in an h y p e  well 72. To produce the solar cell “tran- 
sistor”, a p+ deep implant layer is first produced across 
the entire substrate, such as by implanting boron. Next 
n-type wells 72 are implanted to serve as the base sec- 
tion, followed by an n+-type 74 to serve as a base 
contact and p+-type 76 to serve as floating emitters. 
Oxide or nitride masks are employed for these addi- 
tional ion implantation steps. To complete the structure, 
a collector metal contact 78 is made on the back, and a 
base metal contact 79 is made on the front. There are 
many advantages to this ion implantation structure, 
such as obviating the need for etching wafer edge 
grooves, but this structure may not be too easy to make 
since it requires very deep or very high energy p-type 
ions (several to tens MeV) to get a deep and thick im- 
plant layer 71. 
A variant of the structure illustrated in FIG. 7 which 
avoids the need for such deep ion implantation is illus- 
trated in FIG. 8. A p+ substrate 80 of sufficient thick- 
ness to provide the desired strength for the device 
serves as the starting material. A p- or intrinsic epitaxy 
layer 81 is then grown to a thickness sufficient to ac- 
commodate the solar cell “transistor”. Next ions are 
implanted and then diffused to produce an n-type well 
82 extending through the epitaxy layer 81 into the sub- 
strate 80. Within this well an n+ base contact section 84 
is implanted between p+ floating emitter sections 86 
implanted with p-type ions. A back contact 88 to the 
collector (well 82) and a front contact 89 to the base 
(n+ section 84) completes the structure. All of the ad- 
vantages of the structure illustrated in FIG. 7 are re- 
tained without the disadvantage of requiring deep im- 
plantation. The depth of the implanted well 82 is in- 
creased by diffusion of the n-type implanted ions, leav- 
ing only shallow implants for the emitter and base sec- 
tions. However, it will require a thick epitaxy layer 81, 
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VFE structure of FIG. 5 in not requiringYany wafer 20 
edge groove to isolate the damage from the solar cell 
“transistor”. 
As noted hereinbefore, the present invention is not 
restricted to silicon; all embodiments illustrated can be 
implemented in any semiconductors in which p and 25 
n-type regions can be produced, such as by diffusion, 
implantation or epitaxy. FIG. 7 illustrates a vertical 
floating emitter solar cell “transistor” similar to that of 
which is not very easily grown with the present epitaxy 
technology. The advantage of these two structures 
(FIGS. 7 and 8) over that of FIG. 5 is that they do not 
required a wafer edge groove. 
In each of the foregoing structures, polysilicon may 
be added as a barrier layer in the metal contacts to 
further reduce recombination losses. However, this 
variation is not very important in the present invention 
where emitter contacts are not required, since recombi- 
nation losses at the base are much less. Having no emit- 
ter contact is a major advantage of the floating emitter 
solar cell structure. 
Although particular embodiments of the invention 
have been described and illustrated herein with refer- 
ence to p-n-p floating emitter solar cell “transistor”, the 
principles and structures also apply to n-p-n floating 
emitter solar cell “transistors” by simply interchanging 
n with p, n +  with p+ and p+ with n +  in doping the 
different sections or regions. It should also be recog- 
nized that the structures are not limited to silicon, but 
can be implemented in any semiconductor in which p, 
p+, n, and n+ regions or sections can be produced, 
either by diffusion, epitaxy or ion implantation. Still 
other modifications and variations may readily occur to 
those skilled in the art. Consequently, it is intended that 
the claims be interpreted to cover such modifications 
and equivalents. 
What is claimed is: 
1. A solar cell comprising a semiconductor body of 
one conductivity type having parallel front and back 
surfaces, a plurality of floating emitter sections of oppo- 
site conductivity type forming a p-n junction in said 
semiconductor body at the front thereof, front sections 
in said semiconductor body at the front surface thereof 
between adjacent ones of said floating emitter sections, 
said front sections being separated from said floating 
emitter sections, and a back surface layer, each of said 
front sections and said back surface layer being of oppo- 
site conductivity type to each other, one being of the 
same conductivity type as said floating emitter sections 
to function as a collector for said floating emitter sec- 
tions and the other being of the same conductivity type 
as said semiconductor body to function as a contact 
section to said semiconductor body, said semiconductor 
body functioning as a common base for said floating 
emitter sections. 
2. A solar cell as defined in claim 1 wherein each of 
said front sections in said semiconductor body between 
floating emitter sections is of a conductivity type oppo- 
site said floating emitter sections to function as a contact 
section to said semiconductor body serving as a com- 
mon base to said floating emitter sections, and said back 
surface layer is of the same conductivity type as said 
floating emitter sections to function as a collector for 
said floating emitter sections. 
3. A solar cell as defined in claim 2 wherein said 
semiconductor body is epitaxially grown on said back 
surface layer and doped opposite said back surface layer 
to form a p-n junction therebetween, and said back 
surface layer comprises a thick substrate, and including 
a groove etched through the semiconductor body from 
the front surface and into said back surface layer sub- 
strate to isolate the aforesaid p-n junctions from saw 
damage at the edge of said semiconductor body. 
4. A solar cell as defined in claim 1 wherein each of 
said front sections diffused into said semiconductor 
body between floating emitter sections is of the same 
conductivity type as said floating emitter sections to 
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function as a collector section for adjacent floating site conductivity type, said floating emitter sections and 
emitter sections, and said back surface layer is of a con- said base section being separated from each other and 
ductivity type opposite said floating emitter sections to from the walls of said well, (3) a metal contact formed 
function as a contact to said semiconductor body serv- on said base section; and a metal contact formed on the 
ing as a common base to said solar cell. 5 entire back side of said substrate to serve as a collector 
5. A solar cell as defined in claim 4 wherein said contact for said floating emitter solar cell. 
semiconductor body functioning as a common base is 8. A solar cell comprising a semiconductor substrate 
epitaxially grown on said back surface layer, and said heavily doped with impurities of one conductivity type; 
back surface layer is a thick substrate. a layer of said semoconductor over said substrate either 
6. A solar cell comprising a semiconductor substrate I O  lightly doped with impurities of said one conductivity 
of one conductivity type; a layer of said semiconductor type or not doped; a well doped with impurities of a 
over said substrate heavily doped with impurities of said conductivity type opposite said one conductivity type, 
one conductivity type; a top layer of said semiconduc- said well extending down through said layer over said 
tor over said heavily doped layer, said top layer being substrate and into said substrate to form a junction be- 
either lightly doped with impurities of said one conduc- 15 tween said well and said substrate and comprising: (1) 
tivity type or not doped; a well in said top layer extend- floating sections heavily doped with impurities of said 
ing down into said heavily doped layer, said well being one conductivity type, said emitter sections being em- 
doped with impurities of a conductivity type opposite bedded in the front surface of said well, ( 2 )  a base sec- 
said one conductivity type and comprising: (1) foating tion heavily doped with impurities of said opposite 
emitter sections heavily doped with impurities of said 20 conductivity type, said floating emitter sections and said 
one conductivity type, said emitter sections being em- base section being separated from each other and the 
bedded in the front surface of said well ( 2 )  a base section walls of said well (3) a metal contact formed on said 
heavily doped with impurities of said opposite conduc- base section; and a metal contact formed on the entire 
tivity type, said floating emitter sections and said base back surface of said substrate to serve as a collector 
section being separated from each other and the walls of 25 contact for said floating emitter solr cell. 
said well, (3) a metal contact formed on said base sec- 9. A solar cell comprising a semiconductor substrate 
tion; and a metal contact formed on the entire back heavily doped with impurities of one conductivity type; 
surface of said substrate to serve as a collector contact a layer of said semiconductor over said substrate either 
for said floating emitter solar cell. lightly doped with impurities of said one conductivity 
7. A solar cell comprising a semiconductor substrate 30 type or not doped; a well doped with impurities of a 
of one conductivity type; a layer of said semiconductor conductivity type opposite said one conductivity type, 
over said substrate heavily doped with impurities of said said cell extending into said layer over said substrate to 
one conductivity type; a top layer of said semiconduc- a depth sufficient to form a junction with said substrate 
tor over said heavily doped layer either lightly doped and comprising: (1) floating emitter sections heavily 
with impurities of said one conductivity Eype or not 35 doped with impurities of said one conductivity type, (2) 
doped with any impurities; a well in said top layer a base section heavily doped in said well with impurities 
doped with impurities of a conducitvity type opposite of said opposite conductivity type, said floating emitter 
said one conductivity type, said well extending into said sections and said base section being separated from each 
top layer to a depth sufficient for the well to form a other and from the walls of said well, (3) a metal contact 
junction with said heavily doped layer and comprising: 40 formed on said base section; and a metal contact formed 
(1) floating emitter sections heavily doped with impuri- on the entire back side of said substrate to serve as a 
ties of said one conductivity type, (2)  a base section collector contact for said floating emitter solar cell. 
heavily doped in said well with impurities of said oppo- * * * e *  
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